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Abstract
In the implementation of discrete time chaotic systems, de-
signers have mostly focused on the choice and synthesis of
suitable nonlinear blocks, while correct and fast operation
cannot neglect analog memory elements. Herein, a realiza-
tion exploiting the Tailed Tent Map coupled with S2I sample
and hold stages is proposed. Interfacing problems between
the memory and the processing sub-circuits are tackled and
the possibility to obtain a fivefold speed improvement with
respect to previously reported results is demonstrated by
means of SPICE and other computer aided simulations.
1 Introduction
Several applications of chaotic hardware (like in secure com-
munication schemes [1], noise generation, stochastic neural
models [2], EMI reduction, etc.) can exploit even the sim-
plest kind of chaotic systems, namely a one-dimensional
map (Figure 1). Although for obtaining chaotic behavior
HH
outputMAP
memory
Φ
Φ
Figure 1: Basic scheme for a one-dimensional chaotic sys-
tem. A memory element (cascade of two sample-and-hold
stages) maintains the input of the map circuit stable during
signal processing.
this arrangement requires a fully analog signal path, this
does not prevent practical and compact CMOS realizations
[3–5]. Indeed, interest in these systems has recently grown,
mainly focusing on how to obtain useful statistical proper-
ties, on the design strategies, and on robustness issues [5].
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Figure 2: The Tailed Tent Map.
In other words, the attention has been mainly devoted to the
choice of suitable nonlinear maps and on their synthesis.
However, for truly effective operation, all the elements
in the signal path (thus including the analog memory in the
feedback loop) must be optimized having the requirements
of a chaotic system in mind.
Recently, investigation in this direction has been pro-
posed for a representative set of systems defined by
piecewise-affine (PWA) maps and characterized by a uni-
form invariant probability density function (PDF) of the gen-
erated samples [6]. Two results of such investigation are that
even maps which are traditionally considered robust with re-
spect to implementation inaccuracies suffer from S/H errors
and that, among all these errors, signal dependent ones seem
to be the most critical.
Herein, we propose a system based on the most robust
map among those considered in [6] — the Tailed Tent Map
(TTM) (Figure 2) [5] — coupled with one of the analog
memory schemes which best address the signal dependent
error issue, i.e. the S2I technology [7]. Not surprisingly, this
allows to significantly relax the cycle time limitations and
to improve the performance achievable with respect to pre-
viously presented results.
The system is designed with a standard 0.8µm n-well
CMOS technology and allows an operating frequencies of
at least 5MHz — which stands out with regard to around
750kHz in [5]. This is obtained at a very good level of
esteemed accuracy and with internal currents as low as
±25µA, for low-power operation.
2 Building blocks and interfacing
The abstract elements illustrated in Figure 1 are herein better
investigated to illustrate the adoption of S2I and how conse-
quent interfacing issues are tackled.
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2.1 The Nonlinear map
The most common choice for designing PWA maps is the
current mode approach. Figure 3 shows a framework in
which current splitters are used to introduce breakpoints by
operating as unidirectional devices. Splitters are arranged to
operate in parallel to reduce propagation times.
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Figure 3: General PWA current-mode architecture.
The affine-combiner is implemented by means of mirrors
and summing nodes. A splitter is required for every break-
point, so that the TTM requires two of them (and two input
currents).
The splitters/combiner pair is a potential bottleneck for
high frequency operation since mirror transistors cannot be
taken minimal size, as this would deteriorate their matching
properties and the mirrors accuracy [8]. As a consequence,
the extra-capacitance that has to be driven dictates very care-
ful design. The proposed TTM circuit (Figure 4) follows
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Figure 4: The Tailed Tent Map circuit.
the current trend of adopting active splitters [3]. Exploit-
ing an amplifier (M1-M2-M3 or M6-M7-M8), rather than
simply adopting diodes or current mirrors [4] reduces the
splitter input impedance, speeding up the system response
which is commonly dominated by the product between in-
put impedance and input capacitance. With regard to es-
tablished designs (see e.g. [3]), three modifications are pro-
posed:
i. the adoption of transistors M3 and M8, bringing the
input impedance further down by assuring that the voltage
swing at the input capacitance is never larger than
VTn +VeffN + |VT p|+ |VeffP |−VTD −VeffD
k
(1)
where VTn is the threshold voltage of M4 (or M9), VeffN is its
driving voltage, VTp is the threshold voltage of M5 (or M10),
VeffP is its driving voltage, VTD is the threshold voltage of
transistor M3 (or M8), VeffD is the diode driving voltage and
k is the gain of the inverting amplifier M1-M2-M3 (or M6-
M7-M8);
ii. the adoption of a dummy splitter driven by no cur-
rent (Figure 5) in order to generate a reference voltage VR
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Figure 5: The dummy splitter used to generate VR.
to be applied to the well of the PMOS transistors M5 and
M10. This avoids body effect, reduces VTp in (1), and loads
no extra capacitance on the input node as a well-source con-
nection would do. If a twin well technology is available, it
is convenient to tie also the bulks of M4 and M9 to VR;
iii. the adoption of bias currents, IB1 and IB2, pumped
into mirrors MR1 and MR4 to make sure that in no condition
there are mirrors copying a null current. In fact, the step
response time of a current mirror is mostly dependent on the
step final current and grows very rapidly as this approaches
zero.
As it will be seen in §2.3, the search for low input
impedance is not just a matter of speed, but also of inter-
facing to S2I stages, so that the extra hardware required for
the dummy splitter is effectively justified. Note also that the
mirrors require cascode structures in order to minimize in-
accuracies due to channel length modulation and finite out-
put impedance. High-swing cascodes are suggested, as they
have a limited hardware cost and they allow the stacking of
the splitters and the mirrors at a power supply of 5V. For
suitable matching, gate areas of mirroring transistors must
be no less than 50µm2 to 60µm2 [8]. Finally, consider that
reference currents IR1 and IR2 and the offset cancelling cur-
rent IADJ can be selected among a range of values, with the
result of changing the map invariant set. This degree of free-
dom will also be exploited in §2.3.
2.2 The S2I analog memory element
The memory element required for map iteration must trans-
fer instantaneously the value at its input to the output when
triggered by a clocking event, and at no time instant is al-
lowed to become transparent. To achieve this, it is realized
in a master-slave fashion cascading two sample-and-hold
(S/H) circuits driven by opposite clock phases (balloon in
Figure 1).
In its simplest realization, an S2I S/H (or dynamic current
mirror) [7] is represented in Figure 6. Its working principle
is based on a two step sampling of the input current. First
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Figure 6: Basic S2I circuit and timings. Grayed out clock
phases Φ2a and Φ2b would be used by an identical cascaded
unit.
of all, MC samples the input current plus a certain refer-
ence current IX generated by MF, whose gate is connected
to a reference voltage VX (phaseΦ1a). After this first coarse
sampling, the current on MC is Iin + IX + εC where εC is an
error mainly due to clock feed-through on switch S5. In the
second step, MF samples the difference between the input
current and the current stored on MC, i.e. IX + εC (phase
Φ1b). Phase Φ2 is the hold phase. Also at the end of the fine
samplingΦ1b an error is committed, so that the final current
stored on MF is IX + εC− εF . Hence, the output current of
the S2I S/H is Iin + εF .
With this, even though an S2I S/H stage is not immune
from sampling errors, the error εF is introduced while sam-
pling a current always very close to IX so to be an (almost)
signal independent error.
Moreover, a whole memory element is made of two S/H
stages. In the case of S2I stages, two identical units can be
directly cascaded, thanks to the presence of the reference
current IX which makes an S2I S/H capable of dealing with
both positive and negative input currents. This arrangement
has the property of cancelling signal independent errors [9],
so that the operation of a S2I 2 stage memory element is
(theoretically) error free.
Note that, for cascading, the down-hill unit requires
clocking signals complementary to those used in the up-
hill one: in Figure 6, signals Φ2, Φ2a and Φ2b are meant
to drive the second S/H. Clock phases are rigorously non-
overlapping.
2.3 Interfacing
This section deals with the problem of interfacing a TTM
circuit (§2.1) to an S2I memory element.
First of all, electrical interfacing will be considered. S2I
circuits do not pose particular requirements to units driving
them, but do pose constraints on the circuits being driven by
them, since they are fundamentally designed to be cascaded
to other S2I units. This is evident if one looks at the absence
of cascode stages replacing over MC and MF, which may
therefore be affected by channel length modulation. Errors
are prevented by the fact that when an S2I unit is cascaded to
another identical one, the fine sampling phase of the second
unit guarantees the voltage at the drains of MC and MF to
be approximately VX , i.e. the same voltage as at the end of
the first unit sampling.
To prevent channel modulation error when driving a non-
S2Istage without having to provide cascode structures for
MC and MF, we need to adjust the input voltage of the cir-
cuit being driven by the down-hill S2I stage to be constantly
as similar as possible to the VX used as a reference in the S2I
circuits. To do so, a very low input impedance is needed.
Connecting to conventional mirrors is thus generally not
feasible due to their non-negligible input impedance. What
we propose is instead to connect the S2I memory element
directly to the TTM circuit. In fact, this block has been
designed for an extremely low input impedance (§2.1) and
for an input voltage almost fixed at VR. The dummy splitter
already introduced in §2.1 is here of great help as it can be
exploited to generate VX ≡VR.
The second point is functional interfacing. The TTM cir-
cuit requires two input currents. Furthermore, an additional
current is necessary to read the output of the overall chaotic
system. To cope with this, we propose to build current mir-
rors inside the S2I memory element. The final, complete cir-
cuit is shown in Figure 7. Such a circuit can be connected
VR
Iin
S1 S2
S3
S4
S5
MF1
MC1
Φ1 Φ1a Φ1b Φ2
MF2
MC2
VR S6
S7
S8
MF3
MC3
Φ2a Φ2b
MF4
MC4
Φ1
S9
Iout Iloop1 Iloop2
C1 C3
C2 C4
(system output) (to Iin1 and Iin2 in the TTM circuit)
(to Iout in the TTM circuit)
Figure 7: A S2I memory element that can be directly inter-
faced with the TTM circuit shown in Figure 4.
to the TTM circuit exploiting input Iin and outputs Iloop1 and
Iloop2. Iout is for reading the overall chaotic system output: it
offers a time shifted (half clock cycle), complemented ver-
sion of the system state variable. In the whole circuit this
is the only signal subject to a non-compensated sampling er-
ror (which happens to be a constant offset not particularly
troublesome for most applications). Note that mirroring in-
side the S2I subsystem introduces matching errors (which
would anyway be introduced elsewhere in the signal path).
To keep them low, all the MCx and the MFx transistors must
be sized to have an area greater than 50µm2 to 60µm2. The
consequence is a noticeable sampling error due to charge
feed-through on the drain-to-gate capacitances of MCx and
the MFx. Nonetheless proper device dimensioning can keep
such error tolerable as confirmed by the the results in §3.
As a further consideration, note that sampling error may
also be reduced by exploiting the ability of S2I S/H to cope
with either positive or negative inputs and adopting a signal
range centered on zero. In fact, this allows to use the small-
est possible reference currents, to which errors are tied.
To do so, the values of IR1, IR2 and IADJ can be chosen so
that the system invariant set is centered around zero. The cir-
cuit has been simulated with IR1 =−1.25µA, IR2 = 22.5µA,
IB1 = IB2 = 2.5µA and IADJ = 32.5µA, so that the “state
variable” currents are in the ±25µA range.
Finally, we shall briefly consider timings. Being the S2I
dynamic mirror a sample-and-hold rather than a track-and-
hold unit, it cannot deliver output while sampling. Hence,
only half of clock cycle is left to the map circuit to elaborate
its output (see Figure 8). While this poses constraints on the
response time of the map circuit, it might (at least theoreti-
cally) allow interleaving of two analog memory elements on
the same TTM circuit.
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Figure 8: Basic timings of the overall TTM+S2I system.
3 System simulation and conclusions
System simulations were run using SPECTRE, referring to
charge-conservative BSIM3 device models. Figure 9 shows
Figure 9: A chaotic sequence as obtained by the overall sys-
tem. Both the output current and the “state variable” current
are shown.
a collection of output samples as produced by the overall
system. The operating frequency of 5MHz is limited by
the worst-case step response time of the TTM circuit (about
90nS — Figure 10) which corresponds to a step in the input
current taking a splitter right over or below threshold.
Figure 10: Worst case switching of the TTM circuit. Traces
show the input current, the output current and the voltage at
one of the TTM inputs, confirming the low input impedance
of the circuit.
To obtain a reliable estimation of the asymptotic statisti-
cal distribution of the system states in a reasonable amount
of time, we have simulated the behavior of an open-loop sys-
tem based on the TTM circuit together with the S2I subsys-
tem, driven by a stepping signal spanning the whole range
of operation of the TTM circuit (.TRAN analysis). Succes-
sively, the collected information has been used to build and
interpolating behavioural model in C code. Finally, this effi-
cient model has been iterated to produce the large number of
samples required for PDF estimation. The result is reported
in Figure 11 to show a good agreement with the theoretical
expectations.
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Figure 11: PDF of the system simulated using C code and
an approximation of the open-loop behavior. Offsets are due
to the fact that the output is subject to signal independent
errors.
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